2Gb: x16, x32 Mobile LPDDR2 SDRAM S4
NO OPERATION Command
Figure 81: Simplified Bus Interface State Diagram
Power
applied
Power-on
RE
SE
T
DPDX
Deep
power-down
Automatic sequence
Command sequence
Resetting
MR reading
MRR
Resetting
Self
refreshing
DPD
PD
PD
X
Resetting
power-down
Idle
MR reading
MRR
Idle 1
REF
Refreshing
MR writing
ACT
Idle
power-down
Active
power-down
Active
MR reading
PR
MR
PD
PD
X
R
BST
Active
BST
W
R
RD
PR = PRECHARGE
PRA = PRECHARGE ALL
ACT = ACTIVATE
WR(A) = WRITE (with auto precharge)
RD(A) = READ (with auto precharge)
BST = BURST TERMINATE
RESET = RESET is achieved through
MRW command
MRW = MODE REGISTER WRITE
MRR = MODE REGISTER READ
PD = enter power-down
PDX = exit power-down
SREF = enter self refresh
SREFX = exit self refresh
DPD = enter deep power-down
DPDX = exit deep power-down
REF = REFRESH
WR
Writing
WRA
Writing
with
auto precharge
PR, PRA
Precharging
RD
Reading
RDA
Reading
with
auto precharge
Note:
1. All banks are precharged in the idle state.
PDF: 09005aef83f3f2eb
2gb_mobile_lpddr2_s4_g69a.pdf – Rev. N 3/12 EN
104
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2010 Micron Technology, Inc. All rights reserved.
相关PDF资料
MT45W1MW16BDGB-708 AT IC PSRAM 16MBIT 104MHZ 54VFBGA
MT48H32M16LFB4-75B IT:C IC SDRAM 512MB 54VFBGA
MT48H8M16LFB4-75 IT:K TR IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34 CONTACT INSERT PIN
MX841BE IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1 MOTOR BRUSHED DC 8V 4714RPM
相关代理商/技术参数
MT42L256M32D4KP-MS 制造商:Micron Technology Inc 功能描述:256MX32 LPDDR2 PLASTIC IND TEMP GREEN WFBGA 1.2V - Bulk